You are in:Home/Publications/ASIC Design and Implementation of 25 Gigabit Ethernet Transceiver with RS_FEC | |
Dr. Eman Salem Abd Elaziz Salem :: Publications: |
Title: | ASIC Design and Implementation of 25 Gigabit Ethernet Transceiver with RS_FEC |
Authors: | Eman Salem, Abdelhalim Zekry, and Radwa M. Tawfeek |
Year: | 2020 |
Keywords: | 25Gbps Ethernet, physical layer PHY, reed solomon, FEC, VLSI technology, synopsys, ModelSim, VHDL, System on Chip (SOC) encounter, cadence, virtuoso |
Journal: | International Journal of Electrical and Electronic Engineering & Telecommunications |
Volume: | 9 |
Issue: | Not Available |
Pages: | 8 |
Publisher: | ijeetc |
Local/International: | International |
Paper Link: | |
Full paper | Eman Salem Abd Elaziz Salem_20200414045722751.pdf |
Supplementary materials | Not Available |
Abstract: |
|